Subscribe: Untitled
http://www.freepatentsonline.com/rssfeed/rssapp712.xml
Preview: Untitled

Untitled





 



System, Method, and Apparatus for Improving Throughput of Consecutive Transactional Memory Regions

Thu, 06 Apr 2017 08:00:00 EDT

Systems, apparatuses, and methods for improving TM throughput using a TM region indicator (or color) are described. Through the use of TM region indicators younger TM regions can have their instructions retired while waiting for older TM regions to commit.



SYSTEM AND METHOD FOR MANAGING STATIC DIVERGENCE IN A SIMD COMPUTING ARCHITECTURE

Thu, 06 Apr 2017 08:00:00 EDT

A method is presented for processing one or more instructions to be executed on multiple threads in a Single-Instruction-Multiple-Data (SIMD) computing system. The method includes the steps of analyzing the instructions to collect divergent threads among a plurality of thread groups of the multiple threads; obtaining a redirection array for thread-operand association adjustment among the divergent threads according to the analysis, where the redirection array is used for exchanging a first operand associated with a first divergent thread in a first thread group with a second operand associated with a second divergent thread in a second thread group; and generating compiled code corresponding to the instructions according to the redirection array.



CHAINED SPLIT EXECUTION OF FUSED COMPOUND ARITHMETIC OPERATIONS

Thu, 06 Apr 2017 08:00:00 EDT

A microprocessor is configured for unchained and chained modes of split execution of a fused compound arithmetic operation. In both modes of split execution, a first execution unit executes only a first part of the fused compound arithmetic operation and produces an intermediate result thereof, and a second instruction execution unit receives the intermediate result and executes a second part of the fused compound arithmetic operation to produce a final result. In the unchained mode, execution is accomplished by dispatching separate split-execution microinstructions to the first and second instruction execution units. In the chained mode, execution is accomplished by dispatching a single split-execution microinstruction to the first instruction execution unit and sending a chaining control signal or signal group to the second execution unit, causing it to execute its part of the fused arithmetic operation without needing an instruction.